index
:
awlsim.git
awlsim-0.65.x
awlsim-0.66.x
awlsim-0.67.x
awlsim-0.68.x
awlsim-0.69.x
awlsim-0.70.x
awlsim-0.71.x
awlsim-0.74.x
awlsim-0.75.x
awlsim-0.76.x
core-optimize
fup
gui-coreserver
gui-move-cpu-handling
gui-projecttree
gui-wires
master
micropy
raspi-hat
raspi-hat-2
raspi-hat-3
STEP-7 AWL/STL PLC simulator
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
awlsim
/
core
/
instructions
/
insn_slw.pxd.in
blob: 6e714bd140e7bfa7788125c7919e497a99e2a8f5 (
plain
)
1
2
3
4
from awlsim.core.instructions.main cimport * cdef class AwlInsn_SLW(AwlInsn): pass
bues.ch cgit interface
