tests/tc100_instructions/insn_MCR.awl


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78

	__STWRST
	MCRA
	SET
	MCR(
	SET
	MCR(
	SET
	=		A 0.0
	)MCR
	)MCR
	MCRD
	__ASSERT==	A 0.0,		1


	__STWRST
	MCRA
	CLR
	MCR(
	SET
	MCR(
	SET
	=		A 0.0
	)MCR
	)MCR
	MCRD
	__ASSERT==	A 0.0,		0


	__STWRST
	MCRD
	CLR
	MCR(
	SET
	=		A 0.0
	)MCR
	__ASSERT==	A 0.0,		1


	__STWRST
	SET
	=		A 0.0
	__ASSERT==	A 0.0,		1
	MCRA
	CLR
	MCR(
	SET
	R		A 0.0
	)MCR
	MCRD
	__ASSERT==	A 0.0,		1


	__STWRST
	CLR
	=		A 0.0
	__ASSERT==	A 0.0,		0
	MCRA
	CLR
	MCR(
	SET
	S		A 0.0
	)MCR
	MCRD
	__ASSERT==	A 0.0,		0


	__STWRST
	L		1
	MCRA
	CLR
	MCR(
	T		MD 0
	)MCR
	MCRD
	__ASSERT==	MD 0,		0


	CALL SFC 46 // STOP CPU