aboutsummaryrefslogtreecommitdiffstats
path: root/testgenerator.py
blob: cb85582b40fce840c4ece81a2c1ae049c73a3ccb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
#!/usr/bin/python -O
"""
#   Galemu testcase generator
#
#   Copyright (C) 2008 Michael Buesch <mb@bu3sch.de>
#
#   This program is free software: you can redistribute it and/or modify
#   it under the terms of the GNU General Public License as published by
#   the Free Software Foundation, either version 2 of the License, or
#   (at your option) any later version.
#
#   This program is distributed in the hope that it will be useful,
#   but WITHOUT ANY WARRANTY; without even the implied warranty of
#   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   GNU General Public License for more details.
#
#   You should have received a copy of the GNU General Public License
#   along with this program.  If not, see <http://www.gnu.org/licenses/>.
"""

import sys
from pdsparser import *
import galemu


class TestgenEx(Exception):
	pass

class ChipState:
	def __init__(self, testgen):
		self.testgen = testgen
		self.testCounter = 0
		# Init the input pin states
		self.inputs = {}
		for nr in testgen.galClass.getInputPinNumbers():
			self.inputs[nr] = False
		# Init the output pin states
#		self.outputs = {}
#		for nr in testgen.galClass.getOutputPinNumbers():
#			self.outputs[nr] = True

	def changeInputs(self, states):
		"""Set some input signals to new states.
		   Expects "states" as a dict of states { pinNumber : False|True, ... }"""
		for pinNr in states.keys():
			self.inputs[pinNr] = states[pinNr]
		self.emitTestcase(emitInput=True)

	def validateOutputs(self, states):
		"""Validate all output signals.
		   Expects "states" as a dict of states { pinNumber : False|True, ...}"""
#		for pinNr in states.keys():
#			self.outputs[pinNr] = states[pinNr]
		self.outputs = states
		self.emitTestcase(emitOutput=True)

	def emitTestcase(self, emitInput=False, emitOutput=False):
		self.testgen.addOutString("%d {\n" % self.testCounter)
		self.testCounter += 1
		if emitInput:
			self.testgen.addOutString("\tINPUT\t")
			ip = self.inputs.keys()[:]
			ip.sort()
			for pinNr in ip:
				self.testgen.addOutString("%d=%d " % (pinNr, self.inputs[pinNr]))
			self.testgen.addOutString("\n")
		if emitOutput:
			self.testgen.addOutString("\tOUTPUT\t")
			op = self.outputs.keys()[:]
			op.sort()
			for pinNr in op:
				self.testgen.addOutString("%d=%d " % (pinNr, self.outputs[pinNr]))
			self.testgen.addOutString("\n")
		self.testgen.addOutString("}\n")

class TestGen:
	def __init__(self, pdsText):
		self.pds = Pds(pdsText)
		if not self.pds.sim:
			raise TestgenEx(".PDS file does not contain a SIMULATION segment")
		if not self.pds.sim.getItems():
			raise TestgenEx(".PDS file SIMULATION segment is empty")
		if not self.pds.chip:
			raise TestgenEx(".PDS file does not contain a CHIP declaration")
		try:
			self.galClass = galemu.selectGalClassObject(self.pds.chip[1])
		except galemu.GalemuEx, e:
			raise TestgenEx(e.message)
		self.state = ChipState(self)

	def addOutString(self, text):
		self.out += text

	def sigs2str(self, sigs):
		text = ""
		for sig in sigs:
			if sig.inverted:
				text += "/"
			text += sig.name + " "
		return text

	def generateSimfile(self):
		self.genPinNumberDicts()

		# Generate the header
		self.out = "# Galemu testcase"
		if self.pds.title:
			self.out += " automatically generated from %s\n" % self.pds.title
		self.out += "# %s\n" % self.pds.chip[1]
		self.out += "\n"

		# Generate the testcases
		for item in self.pds.sim.getItems():
			self.handleSimItem(item)

		return self.out

	def handleSimItem(self, item):
		"Handle a SimSeg().item"
		type = item[0]
		args = item[1:]

		if type == SimSeg.S_TRACE_ON:
			pass # Nothing
		elif type == SimSeg.S_TRACE_OFF:
			pass # Nothing
		elif type == SimSeg.S_SETF:
			self.out += "# SETF %s\n" % self.sigs2str(args)
			self.handleSetf(args)
		elif type == SimSeg.S_CHECK:
			self.out += "# CHECK %s\n" % self.sigs2str(args)
			self.handleCheck(args)
		elif type == SimSeg.S_PRELOAD:
			self.out += "# PRELOAD %s\n" % self.sigs2str(args)
			self.handlePreload(args)
		elif type == SimSeg.S_CLOCKF:
			self.out += "# CLOCKF %s\n" % self.sigs2str(args)
			self.handleClockf(args)
		else:
			raise TestgenEx("Internal error: Unknown SimSeg item type")

	def handleSetf(self, args):
		newStates = {}
		for sig in args:
			if sig.name not in self.inputMap:
				raise TestgenEx("SETF: Signal is not an input")
			pinNr = self.inputMap[sig.name]
			if sig.inverted:
				state = False
			else:
				state = True
			newStates[pinNr] = state
		self.state.changeInputs(newStates)

	def handleCheck(self, args):
		checkStates = {}
		for sig in args:
			if sig.name not in self.outputMap:
				#FIXME We ignore this for now
				#raise TestgenEx("CHECK: Signal not an output")
				continue
			pinNr = self.outputMap[sig.name]
			if sig.inverted:
				state = False
			else:
				state = True
			checkStates[pinNr] = state
		self.state.validateOutputs(checkStates)

	def handlePreload(self, args):
		pass#TODO

	def handleClockf(self, args):
		# Generate LOW-HIGH-LOW pulses. Use the setf subroutine.
		pulses = (False, True, False)
		for pulse in pulses:
			for sig in args:
				sig.inverted = not pulse
			self.handleSetf(args)

	def genPinNumberDicts(self):
		"Generate pinname-to-pinnumber dicts for input and output pins"
		inputs = self.galClass.getInputPinNumbers()
		outputs = self.galClass.getOutputPinNumbers()
		vcc = self.galClass.getVccPinNumber()
		gnd = self.galClass.getGndPinNumber()

		self.inputMap = {}
		self.outputMap = {}
		for pin in self.pds.pins:
			number = pin[0]
			name = pin[1]
			if number in inputs:
				self.inputMap[name] = number
			elif number in outputs:
				self.outputMap[name] = number
			elif number == vcc or number == gnd:
				pass # nothing
			else:
				raise TestgenEx("Pin %d is neither known as input nor output" % number)

def main(argv):
	try:
		text = sys.stdin.read()
		gen = TestGen(text)
		text = gen.generateSimfile()
		sys.stdout.write(text)
	except PdsEx, e:
		raise TestgenEx(e.message)
	return 0

if __name__ == "__main__":
	try:
		sys.exit(main(sys.argv))
	except TestgenEx, e:
		sys.stderr.write("[EXCEPTION]:  " + e.message + "\n")
		sys.exit(1)
bues.ch cgit interface