1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
|
#ifndef _BEAGLEBONE_GPIO_H_
#define _BEAGLEBONE_GPIO_H_
#define CONTROL_MODULE_START_ADDR 0x44E10000
#define CONTROL_MODULE_END_ADDR 0x44E11FFF
#define CONTROL_MODULE_SIZE (CONTROL_MODULE_END_ADDR - CONTROL_MODULE_START_ADDR)
#define CM_PER_ADDR 0x44E00000
#define CM_PER_LEN 1024
#define CM_PER_GPIO1_CLKCTRL_OFFSET 0xAC
#define CM_PER_GPIO_CLKCTRL_MODMODE_MASK 0x00000003
#define CM_PER_GPIO_CLKCTRL_MODMODE_ENABLED 0x00000002
#define CM_PER_GPIO_CLKCTRL_MODMODE_DISABLED 0x00000000
#define PIN_RX_DISABLED 0
#define PIN_RX_ENABLED (1<<5)
#define PIN_PULLUD_DISABLED 0
#define PIN_PULLUD_ENABLED (1<<3)
#define PIN_PULLUP (1<<4)
#define PIN_PULLDOWN 0
#define PIN_SLEW_FAST 0
#define PIN_SLEW_SLOW (1<<6)
#define PIN_MODE0 0
#define PIN_MODE1 1
#define PIN_MODE2 2
#define PIN_MODE3 3
#define PIN_MODE4 4
#define PIN_MODE5 5
#define PIN_MODE6 6
#define PIN_MODE7 7
#define CONF_GPIO1_28 0x878
#define GPIO_SIZE 0x2000
#define GPIO0_START_ADDR 0x44E07000
#define GPIO1_START_ADDR 0x4804C000
#define GPIO2_START_ADDR 0x481AC000
#define GPIO3_START_ADDR 0x481AE000
#define GPIO_OE 0x134
#define GPIO_SETDATAOUT 0x194
#define GPIO_CLEARDATAOUT 0x190
#define GPIO_DATAIN 0x138
typedef struct {
volatile void *gpio_addr;
volatile unsigned int *oe_reg;
volatile unsigned int *setdataout_reg;
volatile unsigned int *clrdataout_reg;
volatile unsigned int *datain_reg;
} bb_gpio_port;
typedef struct {
bb_gpio_port *port;
char port_num;
char pin_num;
unsigned short control_offset;
char claimed;
} bb_gpio_pin;
volatile void *control_module;
bb_gpio_port *gpio_ports[4];
bb_gpio_pin user_led_gpio_pins[4] = {
{ NULL, 1, 21, 0x854, 0 }, // led0, gpmc_a5
{ NULL, 1, 22, 0x858, 0 }, // led1, gpmc_a6
{ NULL, 1, 23, 0x85C, 0 }, // led2, gpmc_a7
{ NULL, 1, 24, 0x860, 0 } // led3, gpmc_a8
};
bb_gpio_pin p8_pins[47] = {
{ NULL, -1, -1, -1, 1 }, // 0 unused
{ NULL, -1, -1, -1, 1 }, // 1 GND
{ NULL, -1, -1, -1, 1 }, // 2 GND
{ NULL, 1, 6, 0x818, 0 }, // pin 3, gpmc_ad6
{ NULL, 1, 7, 0x81C, 0 }, // pin 4, gpmc_ad7
{ NULL, 1, 2, 0x808, 0 }, // pin 5, gpmc_ad2
{ NULL, 1, 3, 0x80C, 0 }, // pin 6, gpmc_ad3
{ NULL, 2, 2, 0x890, 0 }, // pin 7, gpmc_advn_ale
{ NULL, 2, 3, 0x894, 0 }, // pin 8, gpmc_oen_ren
{ NULL, 2, 5, 0x89C, 0 }, // pin 9, gpmc_ben0_cle
{ NULL, 2, 4, 0x898, 0 }, // pin 10, gpmc_wen
{ NULL, 1, 13, 0x834, 0 }, // pin 11, gpmc_ad13
{ NULL, 1, 12, 0x830, 0 }, // pin 12, GPMC_AD12
{ NULL, 0, 23, 0x824, 0 }, // pin 13, gpmc_ad9
{ NULL, 0, 26, 0x828, 0 }, // pin 14, gpmc_ad10
{ NULL, 1, 15, 0x83C, 0 }, // pin 15, gpmc_ad15
{ NULL, 1, 14, 0x838, 0 }, // pin 16, gpmc_ad14
{ NULL, 0, 27, 0x82C, 0 }, // pin 17, gpmc_ad11
{ NULL, 2, 1, 0x88C, 0 }, // pin 18, gpmc_clk_mux0
{ NULL, 0, 22, 0x820, 0 }, // pin 19, gpmc_ad8
{ NULL, 1, 31, 0x884, 0 }, // pin 20, gpmc_csn2
{ NULL, 1, 30, 0x880, 0 }, // pin 21, gpmc_csn1
{ NULL, 1, 5, 0x814, 0 }, // pin 22, gpmc_ad5
{ NULL, 1, 4, 0x810, 0 }, // pin 23, gpmc_ad4
{ NULL, 1, 1, 0x804, 0 }, // pin 24, gpmc_ad1
{ NULL, 1, 0, 0x800, 0 }, // pin 25, gpmc_ad0
{ NULL, 1, 29, 0x87C, 0 }, // pin 26, gpmc_csn0
{ NULL, 2, 22, 0x8E0, 0 }, // pin 27, lcd_vsync
{ NULL, 2, 24, 0x8E8, 0 }, // pin 28, lcd_pclk
{ NULL, 2, 23, 0x8E4, 0 }, // pin 29, lcd_hsync
{ NULL, 2, 25, 0x8EC, 0 }, // pin 30, lcd_ac_bias_en
{ NULL, 0, 10, 0x8D8, 0 }, // pin 31, lcd_data14
{ NULL, 0, 11, 0x8DC, 0 }, // pin 32, lcd_data15
{ NULL, 0, 9, 0x8D4, 0 }, // pin 33, lcd_data13
{ NULL, 2, 17, 0x8CC, 0 }, // pin 34, lcd_data11
{ NULL, 0, 8, 0x8D0, 0 }, // pin 35, lcd_data12
{ NULL, 2, 16, 0x8C8, 0 }, // pin 36, lcd_data10
{ NULL, 2, 14, 0x8C0, 0 }, // pin 37, lcd_data8
{ NULL, 2, 15, 0x8C4, 0 }, // pin 38, lcd_data9
{ NULL, 2, 12, 0x8B8, 0 }, // pin 39, lcd_data6
{ NULL, 2, 13, 0x8BC, 0 }, // pin 40, lcd_data7
{ NULL, 2, 10, 0x8B0, 0 }, // pin 41, lcd_data4
{ NULL, 2, 11, 0x8B4, 0 }, // pin 42, lcd_data5
{ NULL, 2, 8, 0x8A8, 0 }, // pin 43, lcd_data2
{ NULL, 2, 9, 0x8AC, 0 }, // pin 44, lcd_data3
{ NULL, 2, 6, 0x8A0, 0 }, // pin 45, lcd_data0
{ NULL, 2, 7, 0x8A4, 0 } // pin 46, lcd_data1
};
bb_gpio_pin p9_pins[47] = {
{ NULL, -1, -1, -1, 1 }, // 0 unused
{ NULL, -1, -1, -1, 1 }, // 1 GND
{ NULL, -1, -1, -1, 1 }, // 2 GND
{ NULL, -1, -1, -1, 1 }, // 3 3.3v
{ NULL, -1, -1, -1, 1 }, // 4 3.v
{ NULL, -1, -1, -1, 1 }, // 5 Vdd 5v
{ NULL, -1, -1, -1, 1 }, // 6 Vdd 5v
{ NULL, -1, -1, -1, 1 }, // 7 Sys 5v
{ NULL, -1, -1, -1, 1 }, // 8 Sys 5v
{ NULL, -1, -1, -1, 1 }, // 9 power button
{ NULL, -1, -1, -1, 1 }, // 10 sys_reset
{ NULL, 0, 30, 0x870, 0 }, // pin 11, gpmc_wait0
{ NULL, 1, 28, 0x878, 0 }, // pin 12, gpmc_ben1
{ NULL, 0, 31, 0x874, 0 }, // pin 13, gpmc_wpn
{ NULL, 1, 18, 0x848, 0 }, // pin 14, gpmc_a2
{ NULL, 1, 16, 0x840, 0 }, // pin 15, gpmc_a0
{ NULL, 1, 19, 0x84C, 0 }, // pin 16, gpmc_a3
{ NULL, 0, 5, 0x95C, 0 }, // pin 17, spi0_cs0
{ NULL, 0, 4, 0x958, 0 }, // pin 18, spi0_d1
{ NULL, 0, 13, 0x97C, 0 }, // pin 19, uart1_rtsn
{ NULL, 0, 12, 0x978, 0 }, // pin 20, uart1_ctsn
{ NULL, 0, 3, 0x954, 0 }, // pin 21, spi0_d0
{ NULL, 0, 2, 0x950, 0 }, // pin 22, spi0_sclk
{ NULL, 1, 17, 0x844, 0 }, // pin 23, gpmc_a1
{ NULL, 0, 15, 0x984, 0 }, // pin 24, uart1_txd
{ NULL, 3, 21, 0x9AC, 0 }, // pin 25, mcasp0_ahclkx
{ NULL, 0, 14, 0x980, 0 }, // pin 26, uart1_rxd
{ NULL, 3, 19, 0x9A4, 0 }, // pin 27, mcasp0_fsr
{ NULL, 3, 17, 0x99C, 0 }, // pin 28, mcasp0_ahclkr
{ NULL, 3, 15, 0x994, 0 }, // pin 29, mcasp0_fsx
{ NULL, 3, 16, 0x998, 0 }, // pin 30, mcasp0_axr0
{ NULL, 3, 14, 0x990, 0 }, // pin 31, mcasp0_aclkx
{ NULL, -1, -1, -1, 1 }, // 32 VADC
{ NULL, -1, -1, -1, 1 }, // 33 AIN4
{ NULL, -1, -1, -1, 1 }, // 34 AGND
{ NULL, -1, -1, -1, 1 }, // 35 AIN6
{ NULL, -1, -1, -1, 1 }, // 36 AIN5
{ NULL, -1, -1, -1, 1 }, // 37 AIN2
{ NULL, -1, -1, -1, 1 }, // 38 AIN3
{ NULL, -1, -1, -1, 1 }, // 39 AIN0
{ NULL, -1, -1, -1, 1 }, // 40 AIN1
// { NULL, 3, 20, 0x9A8, 0 }, // pin 41, mcasp0_axr1 NOTE 41 and 42 each have two signals connected
{ NULL, 0, 20, 0x9B4, 0 }, // pin 41, xdma_event_intr1
{ NULL, 0, 7, 0x964, 0 }, // pin 42, ecap0_in_pwm0_out
// { NULL, 3, 18, 0x9A0, 0 }, // pin 42, mcasp0_aclkr
{ NULL, -1, -1, -1, 1 }, // 43 GND
{ NULL, -1, -1, -1, 1 }, // 44 GND
{ NULL, -1, -1, -1, 1 }, // 45 GND
{ NULL, -1, -1, -1, 1 }, // 46 GND
};
#endif
|
