blob: c40bf35f4cf4371e1b16358ac03186832334de0f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
|
#ifndef UTIL_H_
#define UTIL_H_
#include <stdint.h>
#include <avr/eeprom.h>
#include <avr/interrupt.h>
#include <avr/pgmspace.h>
#define likely(x) __builtin_expect(!!(x), 1)
#define unlikely(x) __builtin_expect(!!(x), 0)
#undef offsetof
#define offsetof(type, member) ((size_t)&((type *)0)->member)
#define min(a, b) ((a) < (b) ? (a) : (b))
#define max(a, b) ((a) > (b) ? (a) : (b))
#define abs(x) ({ \
__typeof__(x) __x = (x); \
(__x < 0) ? -__x : __x; \
})
#define ARRAY_SIZE(x) (sizeof(x) / sizeof((x)[0]))
/* Memory barrier.
* The CPU doesn't have runtime reordering, so we just
* need a compiler memory clobber. */
#define mb() __asm__ __volatile__("" : : : "memory")
/* Convert something indirectly to a string */
#define __stringify(x) #x
#define stringify(x) __stringify(x)
#define BUILD_BUG_ON(x) ((void)sizeof(char[1 - 2 * !!(x)]))
typedef _Bool bool;
#define true ((bool)(!!1))
#define false ((bool)(!!0))
static inline void irq_disable(void)
{
cli();
mb();
}
static inline void irq_enable(void)
{
mb();
sei();
}
static inline uint8_t irq_disable_save(void)
{
uint8_t sreg = SREG;
cli();
mb();
return sreg;
}
static inline void irq_restore(uint8_t sreg_flags)
{
mb();
SREG = sreg_flags;
}
#endif /* UTIL_H_ */
|
